English
Language : 

M16C65 Datasheet, PDF (408/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
19. Three-Phase Motor Control Timer Function
19.2.5 Three-Phase Output Buffer Register i (IDBi) (i = 0, 1)
Three-Phase Output Buffer Register i (i = 0, 1)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
IDB0
IDB1
Address
030Ah
030Bh
Bit Symbol
Bit Name
Function
After Reset
XX11 1111b
XX11 1111b
RW
DUi U-phase output buffer i
DUBi U-phase output buffer i
DVi V-phase output buffer i
DVBi V-phase output buffer i
Set the output logical value of the three-
phase output shift registers. The set value
RW
is reflected in each turn-on signal as
follows:
RW
0 : Active (on)
1 : Inactive (off)
RW
When read, the contents of the three-
phase output shift registers are read.
RW
DWi W-phase output buffer i
RW
DWBi W-phase output buffer i
RW
—
(b7-b6)
No register bits. If necessary, set to 0. Read as undefined value
—
Values of registers IDB0 and IDB1 are transferred to the three-phase output shift register in response to
a transfer trigger. After the transfer trigger occurs, the values written in the IDB0 register determine
each phase output signal (internal signal) first. Then, the value written in the IDB1 register on the falling
edge of timers A1, A2, and A4 one-shot pulse determines each phase output signal (internal signal).
Reading registers IDB0 and IDB1 returns each phase output signal (internal signal). Therefore, the
same value is returned regardless of which register is read.
19.2.6 Dead Time Timer (DTT)
Dead Time Timer
b7
b0
Symbol
DTT
Address
030Ch
Function
If a setting value is n, the count source is counted n times
after the start trigger occurs, and then the timer stops.
After Reset
Undefined
Setting Range
RW
1 to 255
WO
Use the MOV instruction to set the DTT register.
The DTT register acts as a one-shot timer which delays the timing for a turn-on signal to be switched to
its active level in order to prevent the upper and lower transistors from being turned on simultaneously.
The DTT register is enabled when the INV15 bit in the INVC1 register is set to 0 (dead time enabled).
No dead time can be set when the INV15 bit is set to 1 (dead time disabled).
Select a trigger by the INV16 bit in the INVC1 register, and a count source by the INV12 bit in the
INVC1 register.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 373 of 791