English
Language : 

M16C65 Datasheet, PDF (305/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
16.2.4 DMAi Control Register (DMiCON) (i = 0 to 3)
16. DMAC
DMAi Control Register (i = 0 to 3)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
DM0CON
DM1CON
DM2CON
DM3CON
Address
018Ch
019Ch
01ACh
01BCh
Bit Symbol
Bit Name
Function
DMBIT Transfer unit bit select bit
0 : 16 bits
1 : 8 bits
DMASL
Repeat transfer mode select 0 : Single transfer
bit
1 : Repeat transfer
DMAS DMA request bit
0 : DMA not requested
1 : DMA requested
DMAE DMA enable bit
0 : Disabled
1 : Enabled
DSD
Source address direction
select bit
0 : Fixed
1 : Forward
DAD
Destination address direction 0 : Fixed
select bit
1 : Forward
—
(b7-b6)
No register bits. If necessary, set to 0. Read as 0
After Reset
0000 0X00b
0000 0X00b
0000 0X00b
0000 0X00b
RW
RW
RW
RW
RW
RW
RW
—
DMAS (DMA Request Bit) (b2)
Conditions to become 0:
• Set the bit to 0.
• Starting data transfer
Condition to become 1:
• Set the bit to 1.
DMAE (DMA Enable Bit) (b3)
Conditions to become 0:
• Set the bit to 0.
• The DMA transfer counter underflows (single transfer mode)
Condition to become 1:
• Set the bit to 1.
DSD (Source Address Direction Select Bit) (b4)
Set at least one of the DAD bit and DSD bit to 0 (address direction fixed).
DAD (Destination Address Direction Select Bit) (b5)
Set at least one of the DAD bit and DSD bit to 0 (address direction fixed).
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 270 of 791