M16C65 Datasheet, PDF (55/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
1. Overview
Table 1.12 Pin Names, 100-Pin Package (2/2)
Pin No.
FA FB
51 49
52 50
53 51
54 52
55 53
56 54
57 55
58 56
59 57
60 58
61 59
62 60
63 61
64 62
65 63
66 64
67 65
68 66
69 67
70 68
71 69
72 70
73 71
74 72
75 73
76 74
77 75
78 76
79 77
80 78
81 79
82 80
83 81
84 82
85 83
86 84
87 85
88 86
89 87
90 88
91 89
92 90
93 91
Control
Pin
VCC2
VSS
Port
P4_3
P4_2
P4_1
P4_0
P3_7
P3_6
P3_5
P3_4
P3_3
P3_2
P3_1
P3_0
P2_7
P2_6
P2_5
P2_4
P2_3
P2_2
P2_1
P2_0
P1_7
P1_6
P1_5
P1_4
P1_3
P1_2
P1_1
P1_0
P0_7
P0_6
P0_5
P0_4
P0_3
P0_2
P0_1
P0_0
P10_7
P10_6
P10_5
P10_4
P10_3
Interrupt
I/O Pin for Peripheral Function
Timer
Serial interface
A/D converter,
D/A converter
INT7
INT6
INT5 ^IDU
INT4 ^IDW
INT3 ^IDV
KI3
KI2
KI1
KI0
TXD6/SDA6
RXD6/SCL6
CLK6
CTS6/RTS6
AN2_7
AN2_6
AN2_5
AN2_4
AN2_3
AN2_2
AN2_1
AN2_0
AN0_7
AN0_6
AN0_5
AN0_4
AN0_3
AN0_2
AN0_1
AN0_0
AN7
AN6
AN5
AN4
AN3
94 92
P10_2
AN2
95 93
P10_1
AN1
96 94 AVSS
97 95
P10_0
AN0
98 96
99 97
100 98
VREF
AVCC
P9_7
SIN4
ADTRG
Bus Control Pin
A19
A18
A17
A16
A15
A14
A13
A12
A11
A10
A9
A8, [A8/D7]
A7, [A7/D7], [A7/D6]
A6, [A6/D6], [A6/D5]
A5, [A5/D5], [A5/D4]
A4, [A4/D4], [A4/D3]
A3, [A3/D3], [A3/D2]
A2, [A2/D2], [A2/D1]
A1, [A1/D1], [A1/D0]
A0, [A0/D0], A0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 20 of 791