M16C65 Datasheet, PDF (747/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
30. Flash Memory
30.8.4 Software Command
Table 30.13 and show Software Commands. Read or write commands and data in 16-bit units. When
command code is written, the 8 high-order bits (D15 to D8) are ignored.
Table 30.13 Software Commands (Program ROM 1 is not over 512 Kbytes)
First Bus Cycle
Second Bus Cycle
Third Bus Cycle
Command
Data
Mode Address (D15 to
D0)
Data
Mode Address (D15 to
D0)
Data
Mode Address (D15 to
D0)
Read array
Write
x
xxFFh
Read status register
Write
x
xx70h Read
x
SRD
Clear status register
Write
x
xx50h
Program
Write WA xx41h Write WA WD0 Write WA WD1
Block erase
Write
x
xx20h Write
BA xxD0h
Lock bit program
Write
BA xx77h Write
BA xxD0h
Read lock bit status
Write
x
xx71h Write
BA xxD0h
Block blank check
Write
x
xx25h Write
BA xxD0h
SRD
: Data in the status register (D7 to D0)
WA
WD0
: Write address (Set the end of the address to 0, 4, 8, or C (hexadecimal).)
: Write data low-order word (16 bits)
WD1
BA
: Write data high-order word (16 bits)
: Highest-order block address (even address)
x
: Any even address in program ROM 1, program ROM 2, or data flash
xx
: Eight high-order bits of command code (ignored)
Table 30.14 Software Commands (Program ROM 1 is over 512 Kbytes)
First Bus Cycle
Second Bus Cycle
Third Bus Cycle
Fourth Bus Cycle
Command
Data
Data
Data
Data
Mode Address (D15 Mode Address (D15 Mode Address (D15 Mode Address (D15
to D0)
to D0)
to D0)
to D0)
Read array Write B0-7 xxFFh Write B8 xxFFh -
-
-
-
-
-
Read status
register
Write
BA
xx70h Read
X
SRD -
-
-
-
-
-
Clear status
register
Write
B0-7
xx50h Write
B8
xx50h -
-
-
-
-
-
Program Write BX xx70h Write WA xx41h Write WA WD0 Write WA WD1
Block erase Write BX xx70h Write BA xx20h Write BA xxD0h -
-
-
Lock bit
program
Write
BA
xx77h Write
BA
xxD0h -
-
-
-
-
-
Read lock
bit status
Write
BA
xx71h Write
BA
xxD0h -
-
-
-
-
-
Block blank
check
Write
BX
xx70h Write
BA
xx25h Write
BA
xxD0h -
-
-
SRD : Data in the status register (D7 to D0)
WA : Write address (Make sure 0, 4, 8 or C (hexadecimal) comes at the end of the write address, e.g. xxxx0h.)
WD0 : Write data low-order word (16 bits)
WD1 : Write data high-order word (16 bits)
BA : Highest-order block address (even address)
x : Any even address in program ROM 1, program ROM 2, or data flash
B0-7 : Any even address in blocks 0 to 7, program ROM 2, or data flash
B8 : Any even address in blocks after 8.
xx : Eight high-order bits of command code (ignored)
BX : Any even address in blocks after block 8 when the target blocks are blocks 0 to 7, program ROM 2, or data flash.
Any even address in blocks 0 to 7, program ROM 2, or data flash when the target blocks are blocks after 8.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 712 of 791