English
Language : 

M16C65 Datasheet, PDF (574/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
23. Serial Interface UARTi (i = 0 to 2, 5 to 7)
Table 23.22 Registers Used and Settings in Special Mode 2
Register
Bits
Function
UiTB (1) 0 to 7
Set transmission data.
UiRB (2) 0 to 7
Reception data can be read.
OER
Overrun error flag
UiBRG 0 to 7
Set bit rate.
UiMR (2) SMD2 to SMD0
Set to 001b.
CKDIR
Set to 0 in master mode or 1 in slave mode.
IOPOL
Set to 0.
UiC0
CLK0, CLK1
Select the count source for the UiBRG register.
CRS
Invalid because CRD is 1
TXEPT
Transmit register empty flag
CRD
Set to 1.
NCH
Select TXDi pin output format. (1)
CKPOL
Clock phases can be set in combination with the CKPH bit in the
UiSMR3 register.
UFORM
Select the LSB first or MSB first.
UiC1
TE
Set to 1 to enable transmission/reception.
TI
Transmit buffer empty flag
RE
Set to 1 to enable reception.
RI
Reception complete flag
UjIRS
Select UARTj transmit interrupt source.
UjRRM
Set to 1 to use continuous receive mode.
UiLCH
Set to 1 to use inverted data logic.
UiERE
Set to 0.
UiSMR 0 to 7
Set to 0.
UiSMR2 0 to 7
Set to 0.
UiSMR3 CKPH
Clock phases can be set in combination with the CKPOL bit in the UiC0
register.
NODC
Set to 0.
0, 2, 4 to 7
Set to 0.
UiSMR4 0 to 7
Set to 0.
UCON U0IRS
Select UART0 transmit interrupt source.
U1IRS
Select UART1 transmit interrupt source.
U0RRM
Set to 1 to use continuous receive mode.
U1RRM
Set to 1 to use continuous receive mode.
CLKMD0
Invalid because CLKMD1 is 0
CLKMD1, RCSP, 7 Set to 0.
IFSR3A IFSR34
Set to 0 to use UART5 transmit interrupt.
IFSR36
Set to 0 to use UART6 transmit interrupt.
IFSR2A IFSR25
Set to 0 to use UART7 transmit interrupt.
i = 0 to 2, 5 to 7 j = 2, 5 to 7
Notes:
1. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. Only
write 0 to this bit.
2. Set the bits not listed above to 0 when writing to the registers in special mode 2.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 539 of 791