M16C65 Datasheet, PDF (192/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
10. Processor Mode
10.3 Operations
10.3.1 Processor Mode Settings
Processor mode is set by using the CNVSS pin and bits PM01 to PM00 in the PM0 register.
In hardware reset, power-on reset, or voltage monitor 0 reset, the processor mode is selected by the
CNVSS pin input level. Table 10.9 lists Processor Mode after Hardware Reset, Power-On Reset, or
Voltage Monitor 0 Reset.
Table 10.9 Processor Mode after Hardware Reset, Power-On Reset, or Voltage Monitor 0 Reset
CNVSS Pin Input Level
Processor Mode
Bits PM01 to PM00 in the PM0 Register
VSS
Single-chip mode
00b (single-chip mode)
VCC1
Microprocessor mode
11b (microprocessor mode)
Rewriting bits PM01 to PM00 places the MCU in the mode corresponding to bits PM01 to PM00
regardless of whether the input level of the CNVSS pin is high or low. When VCC1 is applied to the
CNVSS pin and then the MCU is reset by hardware reset, power-on reset, or voltage monitor 0 reset,
the internal ROM cannot be accessed regardless of the value of bits PM01 to PM00. Table 10.10 lists
Bits PM01 to PM00 Set Values and Processor Modes.
Do not rewrite these bits to enter microprocessor mode in the internal ROM, or to exit microprocessor
mode in areas overlapping the internal ROM.
Table 10.10 Bits PM01 to PM00 Set Values and Processor Modes
Bits PM01 to PM00
Processor Mode
00b
Single-chip mode
01b
Memory expansion mode
10b
Do not set
11b
Microprocessor mode
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 157 of 791