M16C65 Datasheet, PDF (423/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
19. Three-Phase Motor Control Timer Function
19.3.2.1 Three-Phase PWM Wave Output Timing Control
In three-phase mode 0, when a start trigger for timers A1, A2, and A4 is generated, the counter starts
counting the value of the TAi register (i = 1, 2, 4).
19.3.2.2 Three-Phase PWM Waveform Output Level Control
In triangular wave modulation mode, the output levels set in registers IDB0 and IDB1 are transferred
to the three-phase output shift register by a transfer trigger. After a transfer trigger is generated, first
the value set in the IDB0 register, and then, at the falling edge of one-shot pulse for timers A1, A2,
and A4, the values set in the IDB1 register become output signals for each phase (internal signal)
and consequently the three-phase PWM output changes. Afterward, the values in registers IDB0 and
IDB1 alternately become an output signal for each phase at every falling edge of the one-shot pulse
for timers A1, A2 and A4.
When the INV15 bit in the INVC1 register is 0 (dead time enabled), a phase changing from active to
nonactive changes simultaneously with output signals for each phase (internal signal), while a phase
changing from nonactive to active changes when the dead time timer stops.
A transfer trigger is generated under the following conditions:
• The first timer B2 underflow after registers IDB0 and IDB1 are written
• Writing to the TB2 register (when the INV10 bit in the INVC1 register is 1)
• Setting the INV07 bit in the INVC0 register to 1 (software trigger)
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 388 of 791