English
Language : 

M16C65 Datasheet, PDF (536/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
23. Serial Interface UARTi (i = 0 to 2, 5 to 7)
23.2.8 UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 to 2, 5 to 7)
UARTi Transmit/Receive Control Register 1 (i = 0, 1)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
U0C1, U1C1
Address
024Dh, 025Dh
After Reset
00XX 0010b
Bit Symbol
Bit Name
Function
RW
TE Transmit enable bit
0 : Transmission disabled
1 : Transmission enabled
RW
TI
Transmit buffer empty flag
0 : Data present in UiTB register
1 : No data present in UiTB register
RO
RE Receive enable bit
0 : Reception disabled
1 : Reception enabled
RW
RI Receive complete flag
0 : No data present in UiRB register
1 : Data present in UiRB register
RO
—
(b5-b4)
No register bits. If necessary, set to 0. Read as undefined value
—
UiLCH Data logic select bit
0 : No reverse
1 : Reverse
RW
UiERE
Error signal output enable bit
0 : Output disabled
1 : Output enabled
RW
UARTi Transmit/Receive Control Register 1 (i = 2, 5 to 7)
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
U2C1
U5C1, U6C1, U7C1
Address
026Dh
028Dh, 029Dh, 02ADh
After Reset
0000 0010b
0000 0010b
Bit symbol
Bit Name
Function
RW
TE Transmit enable bit
0 : Transmission disabled
1 : Transmission enabled
RW
TI
Transmit buffer empty flag
0 : Data present in UiTB register
1 : No data present in UiTB register
RO
RE Receive enable bit
0 : Reception disabled
1 : Reception enabled
RW
RI Receive complete flag
0 : No data present in UiRB register
1 : Data present in UiRB register
RO
UilRS
UARTi transmit interrupt
source select bit
0 : UiTB register empty (TI = 1)
1 : Transmit completed (TXEPT = 1)
RW
UiRRM
UARTi continuous receive
mode enable bit
0 : Continuous receive mode disabled
1 : Continuous receive mode enabled
RW
UiLCH Data logic select bit
0 : No reverse
1 : Reverse
RW
UiERE
Error signal output enable bit
0 : Output disabled
1 : Output enabled
RW
Bits UiIRS and UiRRM of UART0 and UART1 are bits in the UCON register.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 501 of 791