English
Language : 

M16C65 Datasheet, PDF (657/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60
Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
26. Consumer Electronics Control (CEC) Function
26.2 Registers
The registers and the bits of the CEC function are synchronized with the count source. The contents of
the register is changed immediately after rewriting the value of the register by a program, while the
internal circuit starts to operate from the next count source timing.
Table 26.4
Address
0350h
0351h
0352h
0353h
0354h
0355h
0356h
0357h
0358h
0359h
035Ah
035Bh
0366h
Register Structure
Register Name
CEC Function Control Register 1
CEC Function Control Register 2
CEC Function Control Register 3
CEC Function Control Register 4
CEC Flag Register
CEC Interrupt Source Select Register
CEC Transmit Buffer Register 1
CEC Transmit Buffer Register 2
CEC Receive Buffer Register 1
CEC Receive Buffer Register 2
CEC Receive Follower Address Set Register 1
CEC Receive Follower Address Set Register 2
Port Control Register
Register Symbol
After Reset
CECC1
XXXX X000b
CECC2
00h
CECC3
XXXX 0000b
CECC4
00h
CECFLG
00h
CISEL
00h
CCTB1
00h
CCTB2
XXXX XX00b
CCRB1
00h
CCRB2
XXXX X000b
CRADRI1
00h
CRADRI2
00h
PCR
0000 0XX0b
26.2.1 CEC Function Control Register 1 (CECC1)
CEC Function Control Register 1
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
CECC1
Address
0350h
After Reset
XXXX X000b
Bit Symbol
Bit Name
CECEN CEC enable bit
CCLK0
CCLK1
—
(b7-b3)
Clock source select bit
Reserved bits
Function
RW
0: Disabled
1: Enabled
RW
b2 b1
0 0 : fC
0 1 : Timer A0 underflow
RW
1 0 : Do not set
1 1 : Do not set
Set to 0. Read as undefined value. RW
CECEN (CEC Enable Bit) (b0)
Set the CECEN bit to 1 (CEC enabled) when the count source is selected by using bits CCLK1 to
CCLK0 and the count source is stable.
When the CECEN bit is set to 0 (CEC disabled), the circuit of the CEC function is reset.
CCLK1-CCLK0 (Clock Source Select Bit) (b2-b1)
Change the clock source when the CECEN bit is set 0 (CEC disabled).
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 622 of 791