M16C65 Datasheet, PDF (781/829 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M16C/60

Under development
M16C/65 Group
Preliminary Specification
This is a preliminary specification and is subject to change.
31. Precautions
31.5 Notes on Resets
31.5.1 Power Supply Rising Gradient
When supplying power to the MCU, make sure that the power supply voltage applied to the VCC1 pin
meets the SVCC conditions.
Symbol
Parameter
SVCC Power supply rising gradient (VCC1) (Voltage range: 0 to 2)
Standard
Min. Typ. Max.
0.05
Unit
V/ms
SVCC
Power supply rising
gradient (VCC1)
Voltage
2V
SVCC
0V
Time
Figure 31.2 Timing of SVCC
31.5.2 Power-On Reset
Use the voltage monitor 0 reset together with the power-on reset. To use power-on reset, set the
LVDAS bit in the OFS1 address to 0 (voltage monitor 0 reset enabled after hardware reset). In this
case, the voltage monitor 0 reset is enabled (the VW0C0 bit and bit 6 in the VW0C register are 1, and
the VC25 bit in the VCR2 register is 1) after power-on reset. Do not disable the bits by a program.
31.5.3 OSDR Bit (Oscillation Stop Detection Reset Detection Flag)
When the oscillation stop detection reset is generated, the MCU is reset and then stopped. This state is
canceled by hardware reset or voltage monitor 0 reset.
Note that the OSDR bit remains unchanged at hardware reset, but is set to 0 (not detected) at voltage
monitor 0 reset.
REJ09B0484-0030 Rev.0.30 Sep 09, 2008
Page 746 of 791