English
Language : 

SH7615 Datasheet, PDF (866/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series
CKIO
Address
upper bits
Address
lower bits
BS
CSn
RD/WR
RD
CASxx
D31–D0
DACKn
Tp
Tr
Tc1
Tc2
tAD
tAD
tASR tAD
tBSD
tCSD2
tCSD1
tRWD
tRWD
tRSD1
tCASD2
tRSD1
tRSD1
tCASD2
tCASD2
tASC
tRDS1
tRDH5
tDACD1
tDACD2
WAIT
RAS
tRASD2
tRASD2
tRASD2
CAS ⋅
OE
CKE
Notes: 1. tRDH5 is measured from the rise of RD or CASxx, whichever comes first.
2. DACKn waveform when active-high is specified
Figure 21.34 DRAM Read Cycle
(TRP = 1 Cycle, RCD = 1 Cycle, No Wait)
Rev. 2.00, 03/05, page 828 of 884