English
Language : 

SH7615 Datasheet, PDF (654/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series
Initialization
[1]
Start of reception
Set MPIE bit to 1 in SCSCR
Read ER, BRK, FER, and DR bits in
SC1SSR, and ORER bit in SC2SSR
[2]
BRK ∨ DR ∨ ER ∨ FER ∨
Yes
ORER = 1?
No
Read RDF flag in SC1SSR
No
RDF = 1?
[3]
Yes
Read receive data from SCFRDR,
and clear RDF flag to 0 in SC1SSR
No
This station’s ID?
[4]
Yes
Read BRK, DR, ER, and FER bits
in SC1SSR, and ORER bit in SC2SSR
BRK ∨ DR ∨ ER ∨ FER ∨
Yes
ORER = 1?
No
Read RDF flag in SC1SSR
RDF = 1?
Yes
Read receive data from SCFRDR
No
[5]
[1] PFC initialization: Set the RxD pin,
and the SCK pin if necessary, with
the PFC.
[2] ID reception cycle: Set the MPIE bit to
1 in SCSCR.
[3] SCIF status check, ID reception and
comparison: Read SC1SSR and
check that the RDF bit is set to 1,
then read the receive data in the
receive FIFO data register (SCFRDR)
and compare it with this station’s ID.
If the data is not this station’s ID, set
the MPIE bit to 1 again, and clear the
RDF bit to 0.
If the data is this station’s ID, clear
the RDF bit to 0.
[4] Receive error handling and break
detection: Read the ER, BRK, FER,
and DR flags in SC1SSR and the
ORER flag in SC2SSR to check
whether a receive error has occurred.
If a receive error has occurred, read
the ER, BRK, FER, and DR flags in
SC1SSR and the ORER flag in
SC2SSR to identify the error. After
performing the appropriate error
handling, ensure that ER, BRK, DR,
and ORER are all cleared to 0. The
setting of the EI bit in SC2SSR
determines whether reception is
continued or halted when the ORER
bit is set to 1. In the case of a framing
error, a break can be detected by
reading the value of the RxD pin.
[5] SCIF status check and receive data
read: Read the serial status 1 register
(SC1SSR) and check that RDF = 1,
then read receive data from the
receive FIFO data register
(SCFRDR).
No
All data received?
Yes
Clear RE bit to 0 in SCSCR
Error handling
End of reception
Figure 14.14 Sample Multiprocessor Serial Reception Flowchart (1)
Rev. 2.00, 03/05, page 616 of 884