 English |
|
|
|
|
|
|
|
| SH7615 Datasheet, PDF (850/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series | |||
| |||
| ◁ |
CKIO
Address
upper bits
Address
lower bits
BS
CSn
RD/WR
Tr
Trw
Tc
Tw
Td1
Td2 Td3 Td4 Tde
RD
WEn â
DQMxx
D31âD0
DACKn
WAIT
RAS
CAS â
OE
CKE
tRASD1 tRASD1
tCASD1 tCASD1
Notes: 1. Dotted line shows the case where synchronous DRAM in a different CS space is
accessed.
2. DACKn waveform when active-high is specified
Figure 21.18 Synchronous DRAM Read Bus Cycle
(RCD = 2 Cycles, CAS Latency = 2 Cycles, Burst = 4)
Rev. 2.00, 03/05, page 812 of 884
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese