SH7615 Datasheet, PDF (116/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH
RISC engine Family/SH7600 Series

Table 2.20 Data Transfer Instructions
Instruction
Instruction Code Operation
Cycles
MOV #imm,Rn
1110nnnniiiiiiii imm → Sign extension → Rn 1
MOV.W @(disp,PC),Rn 1001nnnndddddddd (disp × 2 + PC) → Sign
1
extension → Rn
MOV.L @(disp,PC),Rn 1101nnnndddddddd (disp × 4 + PC) → Rn
1
MOV Rm,Rn
0110nnnnmmmm0011 Rm → Rn
1
MOV.B Rm,@Rn
0010nnnnmmmm0000 Rm → (Rn)
1
MOV.W Rm,@Rn
0010nnnnmmmm0001 Rm → (Rn)
1
MOV.L Rm,@Rn
0010nnnnmmmm0010 Rm → (Rn)
1
MOV.B @Rm,Rn
0110nnnnmmmm0000 (Rm) → Sign extension → 1
Rn
MOV.W @Rm,Rn
0110nnnnmmmm0001 (Rm) → Sign extension → 1
Rn
MOV.L @Rm,Rn
0110nnnnmmmm0010 (Rm) → Rn
1
MOV.B Rm,@–Rn
0010nnnnmmmm0100 Rn–1 → Rn, Rm → (Rn) 1
MOV.W Rm,@–Rn
0010nnnnmmmm0101 Rn–2 → Rn, Rm → (Rn) 1
MOV.L Rm,@–Rn
0010nnnnmmmm0110 Rn–4 → Rn, Rm → (Rn) 1
MOV.B @Rm+,Rn
0110nnnnmmmm0100 (Rm) → Sign extension → 1
Rn,Rm + 1 → Rm
MOV.W @Rm+,Rn
0110nnnnmmmm0101 (Rm) → Sign extension → 1
Rn,Rm + 2 → Rm
MOV.L @Rm+,Rn
0110nnnnmmmm0110 (Rm) → Rn,Rm + 4 → Rm 1
MOV.B R0,@(disp,Rn) 10000000nnnndddd R0 → (disp + Rn)
1
MOV.W R0,@(disp,Rn) 10000001nnnndddd R0 → (disp × 2 + Rn)
1
MOV.L Rm,@(disp,Rn) 0001nnnnmmmmdddd Rm → (disp × 4 + Rn)
1
MOV.B @(disp,Rm),R0 10000100mmmmdddd (disp + Rm) → Sign
1
extension → R0
MOV.W @(disp,Rm),R0 10000101mmmmdddd (disp × 2 + Rm) → Sign
1
extension → R0
MOV.L @(disp,Rm),Rn 0101nnnnmmmmdddd (disp × 4 + Rm) → Rn
1
MOV.B Rm,@(R0,Rn) 0000nnnnmmmm0100 Rm → (R0 + Rn)
1
MOV.W Rm,@(R0,Rn) 0000nnnnmmmm0101 Rm → (R0 + Rn)
1
MOV.L Rm,@(R0,Rn) 0000nnnnmmmm0110 Rm → (R0 + Rn)
1
MOV.B @(R0,Rm),Rn 0000nnnnmmmm1100 (R0 + Rm) → Sign
1
extension → Rn
MOV.W @(R0,Rm),Rn 0000nnnnmmmm1101 (R0 + Rm) → Sign
1
extension → Rn
T Bit
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Rev. 2.00, 03/05, page 78 of 884