English
Language : 

SH7615 Datasheet, PDF (223/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series
Table 5.6 Interrupt Request Sources and Vector Number Setting Registers (1)
Bits
Register
14 to 8
6 to 0
Vector number setting register
WDT
Interval interrupt (WDT)
Compare-match interrupt
(BSC)
Vector number setting register A E-DMAC interrupt (E-DMAC) Reserved
Vector number setting register B Reserved
Reserved
Vector number setting register C Input-capture interrupt (FRT) Output-compare interrupt
(FRT)
Vector number setting register D Overflow interrupt (FRT)
Reserved
Vector number setting register E Input capture/compare match Input capture/compare match
interrupt (TPU0/TGR0A)
interrupt (TPU0/TGR0B)
Vector number setting register F Input capture/compare match Input capture/compare match
interrupt (TPU0/TGR0C)
interrupt (TPU0/TGR0D)
Vector number setting register G Overflow interrupt
(TPU0/TCNT0)
Reserved
Vector number setting register H Input capture/compare match Input capture/compare match
interrupt (TPU1/TGR1A)
interrupt (TPU1/TGR1B)
Vector number setting register I Overflow interrupt
(TPU1/TCNT1)
Underflow interrupt
(TPU1/TCNT1)
Vector number setting register J Input capture/compare match Input capture/compare match
interrupt (TPU2/TGR2A)
interrupt (TPU2/TGR2B)
Vector number setting register K Overflow interrupt
(TPU2/TCNT2)
Underflow interrupt
(TPU2/TCNT2)
Vector number setting register L Receive-error interrupt (SCIF1) Receive-data-full/data-ready
interrupt (SCIF1)
Vector number setting register M Break interrupt (SCIF1)
Transmit-data-empty interrupt
(SCIF1)
Vector number setting register N Receive-error interrupt (SCIF2) Receive-data-full/data-ready
interrupt (SCIF2)
Vector number setting register O Break interrupt (SCIF2)
Transmit-data-empty interrupt
(SCIF2)
Vector number setting register P Receive overrun error interrupt Transmit underrun error
(SIO0)
interrupt (SIO0)
Vector number setting register Q Receive-data-full interrupt
(SIO0)
Transmit-data-empty interrupt
(SIO0)
Rev. 2.00, 03/05, page 185 of 884