 English |
|
|
|
|
|
|
|
| SH7615 Datasheet, PDF (853/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series | |||
| |||
| ◁ |
CKIO
Address
upper bits
Address
lower bits
BS
CSn
RD/WR
Tp
tAD
tBSD
tCSD1
tRWD
Tr
Tc
tAD
tRWD
Td1
Td2
Td3
Td4
Tde
RD
WEn â
DQMxx
D31âD0
DACKn
tDQMD
tDACD1
WAIT
RAS
tRASD1
tRASD1
CAS ·
OE
CKE
Note: DACKn waveform when active-high is specified
Figure 21.21 Synchronous DRAM Read Bus Cycle
(Bank Active, Different Row Access, TRP = 1 Cycle, RCD = 1 Cycle, CAS Latency = 1 Cycle)
Rev. 2.00, 03/05, page 815 of 884
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese