SH7615 Datasheet, PDF (577/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH
RISC engine Family/SH7600 Series

12.4.4 Input Capture Input Timing
Either the rising edge or falling edge can be selected for input capture input using the IEDG bit in
TCR. Figure 12.8 shows the timing when the rising edge is selected (IEDG = 1).
Pφ
Input capture
input pin
Input capture
signal
Figure 12.8 Input Capture Signal Timing (Normal)
When the input capture signal is input when FICR is read (upper-byte read), the input capture
signal is delayed by one cycle of Pφ. Figure 12.9 shows the timing.
FICR upper-byte read cycle
Pφ
Input capture
input pin
Input capture
signal
Figure 12.9 Input Capture Signal Timing (Input Capture Input when FICR is Read)
Rev. 2.00, 03/05, page 539 of 884