 English |
|
|
|
|
|
|
|
| SH7615 Datasheet, PDF (848/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series | |||
| |||
| ◁ |
CKIO
Address
upper bits
Tr
tAD
Address
lower bits
BS
CSn
RD/WR
tBSD
tCSD1
tRWD
Tc
tAD
RD
WEn â
DQMxx
D31âD0
DACKn
tDQMD
tDACD1
Td1
Td2
Td3
Td4
Tde
tAD
tBSD
tCSD1
tRWD
tRSD1
tDQMD
tRDS3 tRDH4 tRDS3 tRDH4 tRDS3 tRDH4 tRDS3 tRDH4
tDACD1
WAIT
RAS
CAS ·
OE
tRASD1
tRASD1
tCASD1
tCASD1
tRASD1
tCASD1
tCASD1
CKE
Notes: 1. Dotted line shows the case where synchronous DRAM in a different CS space is
accessed.
2. DACKn waveform when active-high is specified
Figure 21.16 Synchronous DRAM Read Bus Cycle
(RCD = 1 Cycle, CAS Latency = 1 Cycle, Burst = 4)
Rev. 2.00, 03/05, page 810 of 884
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese