English
Language : 

SH7615 Datasheet, PDF (450/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series
9.3.5 Magic Packet Detection
The EtherC has a Magic Packet detection function. This function provides a Wake-On-LAN
(WOL) facility that activates various peripheral devices connected to a LAN from the host device
or other source. This makes it possible to construct a system in which a peripheral device receives
a Magic Packet sent from the host device or other source, and activates itself. Further information
on Magic Packets can be found in the technical documentation published by AMD Corporation.
The procedure for using the WOL function with the SH7615 is as follows.
1. Disable interrupt source output by means of the various interrupt enable/mask registers.
2. Set the Magic Packet detection enable bit (MPDE) in the EtherC mode register (ECMR).
3. Set the Magic Packet detection interrupt enable bit (MPDIP) in the EtherC interrupt enable
register (ECSIPR) to the enable setting.
4. If necessary, set the CPU operating mode to sleep mode or set supporting functions to module
standby mode.
5. When a Magic Packet is detected, an interrupt is sent to the CPU. The WOL pin notifies
peripheral LSIs that the Magic Packet has been detected.
Notes: 1. When the Magic Packet is detected, data is stored in the receive FIFO by the broadcast
packet that has received data previously and the EtherC is notified of the receiving
status. To return to normal operation from the interrupt processing, initialize the
EtherC and E-DMAC by using the software reset bit (SWR) in the E-DMAC mode
register (EDMR).
2. With a Magic Packet, reception is performed regardless of the destination address. As a
result, this function is valid, and the WOL pin enabled, only in the case of a match with
the destination address specified by the format in the Magic Packet.
Rev. 2.00, 03/05, page 412 of 884