 English |
|
|
|
|
|
|
|
| SH7615 Datasheet, PDF (856/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series | |||
| |||
| ◁ |
CKIO
Address
upper bits
Address
lower bits
BS
CSn
RD/WR
Tr
Trw
Tc
Trwl
Tap
tCSD1
RD
WEn â
DQMxx
D31âD0
DACKn
WAIT
RAS
CAS â
OE
tRASD1
tCASD1
tRASD1
CKE
Notes: 1. Dotted line shows the case where synchronous DRAM in a different CS space is
accessed.
2. DACKn waveform when active-high is specified
Figure 21.24 Synchronous DRAM Write Bus Cycle
(RASD = 0, RCD = 2 Cycles, TRWL = 2 Cycles)
Rev. 2.00, 03/05, page 818 of 884
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese