 English |
|
|
|
|
|
|
|
| SH7615 Datasheet, PDF (865/925 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7600 Series | |||
| |||
| ◁ |
CKIO
Trr Trc1 Trc2 Tre
Address
upper bits
tAD
tAD
Address
lower bits
BS
CSn
RD/WR
tCSD1
tRWD
RD
WEn â
DQMxx
D31âD0
DACKn
Trc1 Tre
tCSD1
WAIT
RAS
CAS â
OE
CKE
tRASD1 tRASD1
tCASD1 tCASD1
tCKED
tCKED
tRASD1
Note: A self-refresh cycle is always preceded by a precharge cycle. The number of cycles
between the two is determined by the number of cycles specified by TRP.
Figure 21.33 Synchronous DRAM Self-Refresh Cycle (TRAS = 3)
Rev. 2.00, 03/05, page 827 of 884
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese