HD64F2149 Datasheet, PDF (853/1035 Pages) Renesas Technology Corp – Hitachi 16-Bit Single-Chip Microcomputer

Figure A.1 shows timing waveforms for the address bus and the RD, HWR, and LWR signals
during execution of the above instruction with an 8-bit bus, using three-state access with no wait
states.
ø
Address bus
RD
HWR, LWR
High level
R:W 2nd
Internal
operation
R:W EA
Fetching 3rd byte Fetching 4th byte
of instruction
of instruction
Fetching 1st byte Fetching 2nd byte
of branch
of branch
instruction
instruction
Figure A.1 Address Bus, RD, HWR, and LWR Timing
(8-Bit Bus, Three-State Access, No Wait States)
819