HD64F2149 Datasheet, PDF (131/1035 Pages) Renesas Technology Corp – Hitachi 16-Bit Single-Chip Microcomputer

Section 5 Interrupt Controller
5.1 Overview
5.1.1 Features
The MCU control interrupts by means of an interrupt controller. The interrupt controller has the
following features:
• Two interrupt control modes
 Either of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in
the system control register (SYSCR).
• Priorities settable with ICR
 An interrupt control register (ICR) is provided for setting interrupt priorities. Three priority
levels can be set for each module for all interrupts except NMI and address break.
• Independent vector addresses
 All interrupt sources are assigned independent vector addresses, making it unnecessary for
the source to be identified in the interrupt handling routine.
• Thirty-one external interrupt pins (nine external sources)
 NMI is the highest-priority interrupt, and is accepted at all times. A rising or falling edge at
the NMI pin can be selected for the NMI interrupt.
 Falling edge, rising edge, or both edge detection, or level sensing, at pins IRQ7 to IRQ0
can be selected for interrupts IRQ7 to IRQ0.
 The IRQ6 interrupt is shared by the interrupt from the IRQ6 pin and eight external interrupt
inputs (KIN7 to KIN0), and the IRQ7 interrupt is shared by the interrupt from the IRQ7 pin
and sixteen external interrupt inputs (KIN15 to KIN8 and WUE7 to WUE0). KIN15 to
KIN0 and WUE7 to WUE0 can be masked individually by the user program.
• DTC control
 DTC activation is controlled by means of interrupts.
97