HD64F2149 Datasheet, PDF (378/1035 Pages) Renesas Technology Corp – Hitachi 16-Bit Single-Chip Microcomputer

Bit 7—TMRX/TMRY Access Select (TMRX/Y): The TMRX and TMRY registers can only be
accessed when the HIE bit in SYSCR is cleared to 0. Some of the TMRX registers and the TMRY
registers are assigned to the same memory space addresses (H'FFF0 to H'FFF5), and the TMRX/Y
bit determines which registers are accessed.
Bit 7
TMRX/Y
H'FFF0
0
TMRX
(Initial value) _TCRX
1
TMRY
TCRY
H'FFF1
TMRX
TCSRX
TMRY
TCSRY
Accessible Registers
H'FFF2 H'FFF3 H'FFF4 H'FFF5
TMRX TMRX TMRX TMRX
TICRR TICRF TCNTX TCORC
TMRY TMRY TMRY TMRY
TCORAY TCORBY TCNTY TISR
H'FFF6 H'FFF7
TMRX TMRX
TCORAX TCORBX
12.2.9 Input Capture Register (TICR) [TMRX Additional Function]
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
—
—
—
—
—
—
—
—
TICR is an 8-bit internal register to which the contents of TCNT are transferred on the falling edge
of external reset input. The CPU cannot read or write to TICR directly.
The TICR function is used in timer connection. For details, see section 13, Timer Connection.
12.2.10 Time Constant Register C (TCORC) [TMRX Additional Function]
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TCORC is an 8-bit readable/writable register. The sum of the contents of TCORC and TICR is
continually compared with the value in TCNT. When a match is detected, a compare-match C
signal is generated. Note, however, that comparison is disabled during the T2 state of a TCORC
write cycle and a TICR input capture cycle.
TCORC is initialized to H'FF by a reset and in hardware standby mode.
The TCORC function is used in timer connection. For details, see section 13, Timer Connection.
344