HD64F2149 Datasheet, PDF (302/1035 Pages) Renesas Technology Corp – Hitachi 16-Bit Single-Chip Microcomputer

Port G Nch-OD Control Register (PGNOCR)
Bit
7
6
5
4
3
2
1
0
PG7NOC PG6NOC PG5NOC PG4NOC PG3NOC PG2NOC PG1NOC PG0NOC
Initial value
0
0
0
0
0
0
0
0
Read/Write R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PGNOCR is an 8-bit read/write register, the individual bits of which specify the output driver type
for pins on port G which are configured as outputs.
Setting a PENOCR or PFNOCR bit to 1 disables the P-channel driver for the corresponding pin on
port G. Clearing the bit to 0 enables the P-channel driver for the pin. Although the P-channel
drivers are always connected, the output driver type will look like CMOS when the bit is cleared
to 0 and N-channel open-drain when it is set to 1.
PGNOCR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in
software standby mode.
DDR
NOCR
ODR
N-ch. driver
P-ch. driver
MOS Input Pul-Up
0
—
0
1
OFF
OFF
OFF
ON
0
0
ON
OFF
1
1
OFF
ON
OFF
1
0
1
ON
OFF
OFF
8.16.3 Pin Functions
The port G pins have only one special function.
8.16.4 MOS Input Pull-Up Function
Port G has a built-in MOS input pull-up function that can be controlled by software. This MOS
input pull-up function can be switched on or off on a bit-by-bit basis.
When a PGDDR bit is cleared to 0, setting the corresponding PGODR bit to 1 will turn on the
MOS input pull-up for that pin.
The MOS input pull-up function is off after a reset and in hardware standby mode. The prior state
is retained when in software standby mode.
Table 8.32 is a summary of the MOS input pull-up states.
268