HD6417750RF240DV Datasheet, PDF (905/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

SH7750, SH7750S, SH7750R Group
Section 20 User Break Controller (UBC)
Table 20.1 shows the UBC registers.
Table 20.1 UBC Registers
Name
Area 7
Abbreviation R/W Initial Value P4 Address Address
Access
Size
Break address BARA
register A
R/W Undefined H'FF200000 H'1F200000 32
Break address
mask
register A
BAMRA
R/W Undefined H'FF200004 H'1F200004 8
Break bus
BBRA
cycle register A
R/W H'0000
H'FF200008 H'1F200008 16
Break ASID
register A
BASRA
R/W Undefined H'FF000014 H'1F000014 8
Break address BARB
register B
R/W Undefined H'FF20000C H'1F20000C 32
Break address
mask
register B
BAMRB
R/W Undefined H'FF200010 H'1F200010 8
Break bus
BBRB
cycle register B
R/W H'0000
H'FF200014 H'1F200014 16
Break ASID
register B
BASRB
R/W Undefined H'FF000018 H'1F000018 8
Break data
register B
BDRB
R/W Undefined H'FF200018 H'1F200018 32
Break data
BDMRB
mask register B
R/W Undefined H'FF20001C H'1F20001C 32
Break control
register
BRCR
R/W H'0000*
H'FF200020 H'1F200020 16
Note: * Some bits are not initialized. See section 20.2.12, Break Control Register (BRCR), for
details.
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013
Page 853 of 1076