HD6417750RF240DV Datasheet, PDF (50/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

Table 22.13 DC Characteristics (HD6417750VF128 (V)).......................................................... 918
Table 22.14 Permissible Output Currents ................................................................................... 919
Table 22.15 Clock Timing (HD6417750RBP240 (V), HD6417750RBG240 (V),
HD6417750RBA240HV)........................................................................................ 920
Table 22.16 Clock Timing (HD6417750RF240 (V)).................................................................. 920
Table 22.17 Clock Timing (HD6417750BP200M (V), HD6417750SBP200 (V),
HD6417750SBA200V*, HD6417750RBP200 (V), HD6417750RBG200 (V),
HD6417750RBA240HV*)...................................................................................... 920
Table 22.18 Clock Timing (HD6417750RF200 (V)).................................................................. 920
Table 22.19 Clock Timing (HD6417750SF200 (V)) .................................................................. 921
Table 22.20 Clock Timing (HD6417750F167 (V), HD6417750SF167 (V)) .............................. 921
Table 22.21 Clock Timing (HD6417750SVF133 (V), HD6417750SVBT133 (V)) ................... 921
Table 22.22 Clock Timing (HD6417750VF128 (V)).................................................................. 921
Table 22.23 Clock and Control Signal Timing (HD6417750RBP240 (V),
HD6417750RBG240 (V), HD6417750RBA240HV).............................................. 922
Table 22.24 Clock and Control Signal Timing (HD6417750RF240 (V))................................... 924
Table 22.25 Clock and Control Signal Timing (HD6417750RBP200 (V),
HD6417750RBG200 (V), HD6417750RBA240HV*²)........................................... 926
Table 22.26 Clock and Control Signal Timing (HD6417750RF200 (V))................................... 928
Table 22.27 Clock and Control Signal Timing (HD6417750BP200M (V),
HD6417750SBP200 (V), HD6417750SBA200V).................................................. 930
Table 22.28 Clock and Control Signal Timing (HD6417750SF200 (V)) ................................... 932
Table 22.29 Clock and Control Signal Timing (HD6417750F167 (V),
HD6417750SF167 (V))........................................................................................... 934
Table 22.30 Clock and Control Signal Timing (HD6417750SVF133 (V),
HD6417750SVBT133 (V)) ..................................................................................... 936
Table 22.31 Clock and Control Signal Timing (HD6417750VF128 (V))................................... 938
Table 22.32 Control Signal Timing............................................................................................. 946
Table 22.33 Control Signal Timing............................................................................................. 947
Table 22.34 Bus Timing (1) ........................................................................................................ 950
Table 22.35 Bus Timing (2) ........................................................................................................ 952
Table 22.36 Bus Timing (3) ........................................................................................................ 954
Table 22.37 Peripheral Module Signal Timing (1) ................................................................... 1003
Table 22.38 Peripheral Module Signal Timing (2) ................................................................... 1005
Table 22.39 Peripheral Module Signal Timing (3) ................................................................... 1007
Table 22.40 Peripheral Module Signal Timing (4) ................................................................... 1008
Table 22.41 Peripheral Module Signal Timing (5) ................................................................... 1010
Appendix A Address List
Table A.1 Address List .......................................................................................................... 1017
Page l of lii
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013