English
Language : 

HD6417750RF240DV Datasheet, PDF (721/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series
SH7750, SH7750S, SH7750R Group
Section 15 Serial Communication Interface (SCI)
Bit 5—Overrun Error (ORER): Indicates that an overrun error occurred during reception,
causing abnormal termination.
Bit 5: ORER
0
Description
Reception in progress, or reception has ended normally*1 (Initial value)
[Clearing conditions]
• Power-on reset, manual reset, standby mode, or module standby
• When 0 is written to ORER after reading ORER = 1
1
An overrun error occurred during reception*2
[Setting condition]
When the next serial reception is completed while RDRF = 1
Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit in
SCSCR1 is cleared to 0.
2. The receive data prior to the overrun error is retained in SCRDR1, and the data
received subsequently is lost. Serial reception cannot be continued while the ORER flag
is set to 1. In synchronous mode, serial transmission cannot be continued either.
Bit 4—Framing Error (FER): Indicates that a framing error occurred during reception in
asynchronous mode, causing abnormal termination.
Bit 4: FER
0
Description
Reception in progress, or reception has ended normally*1 (Initial value)
[Clearing conditions]
• Power-on reset, manual reset, standby mode, or module standby
• When 0 is written to FER after reading FER = 1
1
A framing error occurred during reception
[Setting condition]
When the SCI checks whether the stop bit at the end of the receive data is
1 when reception ends, and the stop bit is 0*2
Notes: 1. The FER flag is not affected and retains its previous state when the RE bit in SCSCR1
is cleared to 0.
2. In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second stop bit
is not checked. If a framing error occurs, the receive data is transferred to SCRDR1 but
the RDRF flag is not set. Serial reception cannot be continued while the FER flag is set
to 1.
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013
Page 669 of 1076