HD6417750RF240DV Datasheet, PDF (668/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

Section 14 Direct Memory Access Controller (DMAC)
CLK
DBREQ
BAVL
TR
A25–A0
D63–D0
CMD
TDACK
ID1, ID0
DTR
MD = 10 or 11
CA
D0 D1 D2 D3
WT
Start of data transfer
SH7750, SH7750S, SH7750R Group
DTR
MD = 00
CA
D0 D1
WT
Next transfer request
Figure 14.33 Handshake Protocol Using Data Bus
(Channel 0 On-Demand Data Transfer)
Page 616 of 1076
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013