HD6417750RF240DV Datasheet, PDF (20/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

12.2.1 Timer Output Control Register (TOCR)............................................................... 341
12.2.2 Timer Start Register (TSTR) ................................................................................ 342
12.2.3 Timer Start Register 2 (TSTR2) (SH7750R Only) ............................................... 343
12.2.4 Timer Constant Registers (TCOR) ....................................................................... 344
12.2.5 Timer Counters (TCNT) ....................................................................................... 344
12.2.6 Timer Control Registers (TCR) ............................................................................ 345
12.2.7 Input Capture Register 2 (TCPR2) ....................................................................... 350
12.3 Operation ........................................................................................................................... 350
12.3.1 Counter Operation ................................................................................................ 350
12.3.2 Input Capture Function ......................................................................................... 353
12.4 Interrupts............................................................................................................................ 355
12.5 Usage Notes ....................................................................................................................... 355
12.5.1 Register Writes ..................................................................................................... 355
12.5.2 Underflow Flag Writes (SH7750 only)................................................................. 356
12.5.3 TCNT Register Reads........................................................................................... 356
12.5.4 Resetting the RTC Frequency Divider.................................................................. 356
12.5.5 External Clock Frequency .................................................................................... 356
Section 13 Bus State Controller (BSC) ............................................................. 357
13.1 Overview............................................................................................................................ 357
13.1.1 Features................................................................................................................. 357
13.1.2 Block Diagram...................................................................................................... 359
13.1.3 Pin Configuration.................................................................................................. 360
13.1.4 Register Configuration.......................................................................................... 364
13.1.5 Overview of Areas................................................................................................ 365
13.1.6 PCMCIA Support ................................................................................................. 368
13.2 Register Descriptions......................................................................................................... 372
13.2.1 Bus Control Register 1 (BCR1) ............................................................................ 372
13.2.2 Bus Control Register 2 (BCR2) ............................................................................ 381
13.2.3 Bus Control Register 3 (BCR3) (SH7750R Only)................................................ 383
13.2.4 Bus Control Register 4 (BCR4) (SH7750R Only)................................................ 384
13.2.5 Wait Control Register 1 (WCR1) ......................................................................... 388
13.2.6 Wait Control Register 2 (WCR2) ......................................................................... 391
13.2.7 Wait Control Register 3 (WCR3) ......................................................................... 399
13.2.8 Memory Control Register (MCR)......................................................................... 401
13.2.9 PCMCIA Control Register (PCR) ........................................................................ 409
13.2.10 Synchronous DRAM Mode Register (SDMR) ..................................................... 413
13.2.11 Refresh Timer Control/Status Register (RTCSR)................................................. 415
13.2.12 Refresh Timer Counter (RTCNT)......................................................................... 418
13.2.13 Refresh Time Constant Register (RTCOR) .......................................................... 419
Page xx of lii
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013