HD6417750RF240DV Datasheet, PDF (513/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

SH7750, SH7750S, SH7750R Group
Section 13 Bus State Controller (BSC)
Refresh Timing: The bus state controller includes a function for controlling DRAM refreshing.
Distributed refreshing using a CAS-before-RAS cycle can be performed for DRAM by clearing
the RMODE bit to 0 and setting the RFSH bit to 1 in MCR. Self-refresh mode is also supported.
• CAS-before-RAS Refresh
When CAS-before-RAS refresh cycles are executed, refreshing is performed at intervals
determined by the input clock selected by bits CKS2–CKS0 in RTCSR, and the value set in
RTCOR. The value of bits CKS2–CKS0 in RTCOR should be set so as to satisfy the
specification for the DRAM refresh interval. First make the settings for RTCOR, RTCNT, and
the RMODE and RFSH bits in MCR, then make the CKS2–CKS0 setting. When the clock is
selected by CKS2–CKS0, RTCNT starts counting up from the value at that time. The RTCNT
value is constantly compared with the RTCOR value, and if the two values are the same, a
refresh request is generated and the BACK pin goes high. If this LSI's external bus can be
used, CAS-before-RAS refreshing is performed. At the same time, RTCNT is cleared to zero
and the count-up is restarted. Figure 13.23 shows the operation of CAS-before-RAS
refreshing.
RTCNT value
RTCOR-1
RTCNT cleared to 0 when
RTCNT = RTCOR
H'00000000
RTCSR.CKS2–0
= 000 ≠ 000
Refresh
request
External bus
Refresh request cleared
by start of refresh cycle
CAS-before-RAS refresh cycle
Figure 13.23 CAS-Before-RAS Refresh Operation
Time
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013
Page 461 of 1076