HD6417750RF240DV Datasheet, PDF (1125/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

SH7750, SH7750S, SH7750R Group
Floating-Point Single-Precision
Instructions ......................................... 225
FPU system control instructions ......... 256
Graphics acceleration instructions ...... 256
Logic Operation Instructions .............. 220
Shift instructions......................... 221, 252
Single-precision floating-point
instructions.......................................... 254
System control instructions......... 223, 253
Interrupt Controller................................. 825
Interrupt Priority ................................. 833
On-Chip Peripheral Module
Interrupts............................................. 831
Interrupts................................................. 178
ATI ..................................................... 333
BRI ..................................................... 770
ERI...................................... 718, 770, 796
IRL Interrupts ............................. 179, 829
NMI .................................................... 178
NMI Interrupt ..................................... 828
Peripheral Module Interrupts .............. 180
PRI...................................................... 333
RXI ..................................... 718, 770, 796
TEI...................................................... 718
TICPI .................................................. 355
TUNI................................................... 355
TXI ..................................... 718, 770, 796
M
Memory Management Unit............... 71, 501
Address Array............................. 103, 106
Address Space Identifier....................... 85
Address Translation .............................. 85
Address Translation Method................. 90
ASID..................................................... 85
Avoiding Synonym Problems............... 95
Data Array .................................. 104, 107
External memory space................... 79, 82
ITLB ..................................................... 90
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013
Index
LDTLB.................................................. 93
MMU Exceptions.................................. 96
MMU Functions.................................... 93
Physical address space .................... 72, 79
time sharing system............................... 71
TLB................................................. 71, 86
UTLB .................................................... 86
Virtual address space ...................... 72, 83
virtual memory system.......................... 71
P
Pipelining ................................................ 231
Execution Cycles ........................ 242, 249
Parallel-Executability.......................... 238
Pipeline Stalling .................................. 242
Power-Down Modes ............................... 259
Clock Pause Function ......................... 271
Deep Sleep Mode................................ 269
Exit from Standby Mode..................... 271
Hardware Standby Mode .................... 274
High Impedance Control..................... 264
Module Standby Function................... 272
Pull-Up Control................................... 265
Sleep Mode ......................................... 268
Programming Model ................................. 53
Banks .................................................... 54
Data Formats......................................... 53
Privileged Mode.................................... 54
R
Realtime Clock........................................ 311
Alarm Function ................................... 332
Crystal Oscillator Circuit .................... 333
CUI ..................................................... 333
Time Setting........................................ 329
Registers
BAMRA.............................................. 856
BAMRB .............................................. 859
Page 1073 of 1076