HD6417750RF240DV Datasheet, PDF (38/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

Section 16 Serial Communication Interface with FIFO (SCIF)
Figure 16.1 Block Diagram of SCIF........................................................................................... 727
Figure 16.2 MD8/RTS2 Pin........................................................................................................ 753
Figure 16.3 CTS2 Pin ................................................................................................................. 754
Figure 16.4 MD1/TxD2 Pin........................................................................................................ 755
Figure 16.5 MD2/RxD2 Pin ....................................................................................................... 755
Figure 16.6 Sample SCIF Initialization Flowchart ..................................................................... 761
Figure 16.7 Sample Serial Transmission Flowchart ................................................................... 762
Figure 16.8 Example of Transmit Operation
(Example with 8-Bit Data, Parity, One Stop Bit).................................................... 764
Figure 16.9 Example of Operation Using Modem Control (CTS2)............................................ 764
Figure 16.10 Sample Serial Reception Flowchart (1)................................................................. 765
Figure 16.10 Sample Serial Reception Flowchart (2)................................................................. 766
Figure 16.11 Example of SCIF Receive Operation
(Example with 8-Bit Data, Parity, One Stop Bit) .................................................. 768
Figure 16.12 Example of Operation Using Modem Control (RTS2).......................................... 769
Figure 16.13 Receive Data Sampling Timing in Asynchronous Mode ...................................... 772
Figure 16.14 Overrun Error Flag ................................................................................................ 774
Section 17 Smart Card Interface
Figure 17.1 Block Diagram of Smart Card Interface.................................................................. 776
Figure 17.2 Schematic Diagram of Smart Card Interface Pin Connections................................ 783
Figure 17.3 Smart Card Interface Data Format .......................................................................... 784
Figure 17.4 TEND Generation Timing....................................................................................... 786
Figure 17.5 Sample Start Character Waveforms ........................................................................ 787
Figure 17.6 Difference in Clock Output According to GM Bit Setting...................................... 790
Figure 17.7 Sample Initialization Flowchart .............................................................................. 791
Figure 17.8 Sample Transmission Processing Flowchart ........................................................... 793
Figure 17.9 Sample Reception Processing Flowchart ................................................................ 795
Figure 17.10 Receive Data Sampling Timing in Smart Card Mode ........................................... 797
Figure 17.11 Retransfer Operation in SCI Receive Mode .......................................................... 799
Figure 17.12 Retransfer Operation in SCI Transmit Mode ........................................................ 799
Figure 17.13 Procedure for Stopping and Restarting the Clock ................................................. 800
Section 18 I/O Ports
Figure 18.1 16-Bit Port............................................................................................................... 804
Figure 18.2 4-Bit Port................................................................................................................. 805
Figure 18.3 MD0/SCK Pin ......................................................................................................... 806
Figure 18.4 MD7/TxD Pin.......................................................................................................... 807
Figure 18.5 RxD Pin................................................................................................................... 807
Page xxxviii of lii
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013