HD6417750RF240DV Datasheet, PDF (310/1132 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7750 Series

Section 8 Pipelining
SH7750, SH7750S, SH7750R Group
8.4 Usage Notes
The following are additional notes on pipeline operation and the method of calculating the number
of clock cycles.
The number of states (I clock cycles) required for stages where an external bus access, etc., occurs
may include an increased number of cycles, in addition to the number of memory access cycles set
by the bus state controller (BSC), etc.
For example, the occurrence of the following may result in idle cycles as observed from the
external bus.
1. Transfer of data from the logical address bus to the physical address bus
2. Transfer of data between buses using different operation clocks
The stages where external memory access occurs include some instruction fetch (I) and some
memory access (MA) stages.
Page 258 of 1076
R01UH0456EJ0702 Rev. 7.02
Sep 24, 2013