82801FB Datasheet, PDF (632/786 Pages) Intel Corporation – Intel I/O Controller Hub 6 (ICH6) Family

Intel^® High Definition Audio Controller Registers (D27:F0)
18.1.10
LT—Latency Timer Register
(Intel^® High Definition Audio Controller—D27:F0)
Address Offset: 0Dh
Default Value: 00h
Attribute:
Size:
RO
8 bits
Bit
7:0 Latency Timer — RO. Hardwired to 00
Description
18.1.11
HEADTYP—Header Type Register
(Intel^® High Definition Audio Controller—D27:F0)
Address Offset: 0Eh
Default Value: 00h
Attribute:
Size:
RO
8 bits
Bit
7:0 Header Type — RO. Hardwired to 00.
Description
18.1.12 HDBARL—Intel^® High Definition Audio Lower Base
Address Register
(Intel^® High Definition Audio Controller—D27:F0)
Address Offset: 10h
Default Value: 00000004h
Attribute:
Size:
R/W, RO
32 bits
Bit
Description
31:14
13:4
3
2:1
0
Lower Base Address (LBA) — R/W. Base address for the Intel High Definition Audio controller’s
memory mapped configuration registers. 16 KB are requested by hardwiring bits 13:4 to 0s.
RO. Hardwired to 0s
Prefetchable (PREF) — RO. Hardwired to 0 to indicate that this BAR is NOT prefetchable
Address Range (ADDRNG) — RO. Hardwired to 10b, indicating that this BAR can be located
anywhere in 64-bit address space.
Space Type (SPTYP) — RO. Hardwired to 0. Indicates this BAR is located in memory space.
18.1.13 HDBARU—Intel^® High Definition Audio Upper Base
Address Register
(Intel^® High Definition Audio Controller—D27:F0)
Address Offset: 14h
Default Value: 00000000h
Attribute:
Size:
R/W
32 bits
Bit
Description
31:0
Upper Base Address (UBA) — R/W. Upper 32 bits of the base address for the Intel High Definition
Audio controller’s memory mapped configuration registers.
632
Intel^® I/O Controller Hub 6 (ICH6) Family Datasheet