82801FB Datasheet, PDF (20/786 Pages) Intel Corporation – Intel I/O Controller Hub 6 (ICH6) Family

Contents
12.1.10 PCMD_BAR—Primary Command Block Base Address
Register (SATA–D31:F2)..................................................................................... 461
12.1.11 PCNL_BAR—Primary Control Block Base Address Register
(SATA–D31:F2) ................................................................................................... 461
12.1.12 SCMD_BAR—Secondary Command Block Base Address
Register (IDE D31:F1) ......................................................................................... 462
12.1.13 SCNL_BAR—Secondary Control Block Base Address
Register (IDE D31:F1) ......................................................................................... 462
12.1.14 BAR — Legacy Bus Master Base Address Register
(SATA–D31:F2) ................................................................................................... 462
12.1.15 ABAR — AHCI Base Address Register
(SATA–D31:F2) ................................................................................................... 463
12.1.15.1 Intel^® ICH6 Only .................................................................................. 463
12.1.15.2 Intel^® ICH6R / ICH6-M Only ................................................................ 463
12.1.16 SVID—Subsystem Vendor Identification Register
(SATA–D31:F2) ................................................................................................... 463
12.1.17 SID—Subsystem Identification Register (SATA–D31:F2) ................................... 464
12.1.18 CAP—Capabilities Pointer Register (SATA–D31:F2).......................................... 464
12.1.19 INT_LN—Interrupt Line Register (SATA–D31:F2)............................................... 464
12.1.20 INT_PN—Interrupt Pin Register (SATA–D31:F2)................................................ 464
12.1.21 IDE_TIM — IDE Timing Register (SATA–D31:F2) .............................................. 465
12.1.22 SIDETIM—Slave IDE Timing Register (SATA–D31:F2)...................................... 467
12.1.23 SDMA_CNT—Synchronous DMA Control Register
(SATA–D31:F2) ................................................................................................... 468
12.1.24 SDMA_TIM—Synchronous DMA Timing Register
(SATA–D31:F2) ................................................................................................... 469
12.1.25 IDE_CONFIG—IDE I/O Configuration Register
(SATA–D31:F2) ................................................................................................... 470
12.1.26 PID—PCI Power Management Capability Identification
Register (SATA–D31:F2)..................................................................................... 471
12.1.27 PC—PCI Power Management Capabilities Register
(SATA–D31:F2) ................................................................................................... 471
12.1.28 PMCS—PCI Power Management Control and Status
Register (SATA–D31:F2)..................................................................................... 472
12.1.29 MAP—Address Map Register (SATA–D31:F2) ................................................... 472
12.1.30 PCS—Port Control and Status Register (SATA–D31:F2) ................................... 473
12.1.31 SIR - SATA Initialization Register ........................................................................ 474
12.1.32 SIRI—SATA Indexed Registers Index ................................................................. 475
12.1.33 STRD—SATA Indexed Register Data ................................................................. 475
12.1.34 STTT1—SATA Indexed Registers Index 00h
(SATA TX Termination Test Register 1) .............................................................. 476
12.1.35 SIR18—SATA Indexed Registers Index 18h
(SATA Initialization Register 18h)........................................................................ 477
12.1.36 STME—SATA Indexed Registers Index 1Ch
(SATA Test Mode Enable Register) .................................................................... 477
12.1.37 SIR28—SATA Indexed Registers Index 28h
(SATA Initialization Register 28h)........................................................................ 477
12.1.38 STTT2—SATA Indexed Registers Index 74h
(SATA TX Termination Test Register 2) .............................................................. 478
12.1.39 SIR84—SATA Indexed Registers Index 84h
(SATA Initialization Register 84h)........................................................................ 479
12.1.40 ATC—APM Trapping Control Register (SATA–D31:F2) ..................................... 479
20
Intel^® I/O Controller Hub 6 (ICH6) Family Datasheet