|
82801FB Datasheet, PDF (491/786 Pages) Intel Corporation – Intel I/O Controller Hub 6 (ICH6) Family | |||
|
◁ |
SATA Controller Registers (D31:F2)
12.3.2 Port Registers (D31:F2)
Table 12-5. Port [3:0] DMA Register Address Map
ABAR +
Offset
Mnemonic
Register
100â103h
104â107h
108â10Bh
10Câ10Fh
110â113h
114â117h
118â11Ch
11Câ11Fh
120â123h
124â127h
128â12Bh
12Câ12Fh
130â133h
134â137h
138â13Bh
13Câ17Fh
180â1FFh
(Mobile Only)
180â183h
184â187h
188â18Bh
18Câ18Fh
190â193h
194â197h
198â19Ch
19Câ19Fh
1A0â1A3h
1A4â1A7h
1A8â1ABh
1ACâ1AFh
1B0â1B3h
1B4â1B7h
1B8â1BBh
1BCâ1FFh
P0CLB
P0CLBU
P0FB
P0FBU
P0IS
P0IE
P0CMD
â
P0TFD
P0SIG
P0SSTS
P0SCTL
P0SERR
P0SACT
P0CI
â
â
P1CLB
P1CLBU
P1FB
P1FBU
P1IS
P1IE
P1CMD
â
P1TFD
P1SIG
P1SSTS
P1SCTL
P1SERR
P1SACT
P1CI
â
Port 0 Command List Base Address
Port 0 Command List Base Address Upper 32-Bits
Port 0 FIS Base Address
Port 0 FIS Base Address Upper 32-Bits
Port 0 Interrupt Status
Port 0 Interrupt Enable
Port 0 Command
Reserved
Port 0 Task File Data
Port 0 Signature
Port 0 Serial ATA Status
Port 0 Serial ATA Control
Port 0 Serial ATA Error
Port 0 Serial ATA Active
Port 0 Command Issue
Reserved
Reserved
Registers are not available and software must not read
from or write to registers.
Port 1 Command List Base Address
Port 1 Command List Base Address Upper 32-Bits
Port 1 FIS Base Address
Port 1 FIS Base Address Upper 32-Bits
Port 1 Interrupt Status
Port 1 Interrupt Enable
Port 1 Command
Reserved
Port 1 Task File Data
Port 1 Signature
Port 1 Serial ATA Status
Port 1 Serial ATA Control
Port 1 Serial ATA Error
Port 1 Serial ATA Active
Port 1 Command Issue
Reserved
Intel® I/O Controller Hub 6 (ICH6) Family Datasheet
491
|
▷ |