SH7713 Datasheet, PDF (428/904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series

Section 12 Bus State Controller (BSC)
Table 12.10 16-Bit External Device/Little Endian Access and Data Alignment
Data Bus
Operation
D31 to D23 to D15 to D7 to
D24 D16 D8
D0
Byte access at 0   
Data
7 to 0
Byte access at 1   Data 
7 to 0
Byte access at 2   
Data
7 to 0
Byte access at 3   Data 
7 to 0
Word access at 0   Data Data
15 to 8 7 to 0
Word access at 2   Data Data
15 to 8 7 to 0
Longword 1st
  Data Data
access time at
15 to 8 7 to 0
at 0
0
2nd   Data Data
time at
31 to 24 23 to
2
16
Strobe Signals
WE3(BE3), WE2(BE2), WE1(BE1), WE0(BE0),
DQMUU DQMUL DQMLU DQMLL



Assert


Assert 



Assert


Assert 


Assert Assert


Assert Assert


Assert Assert


Assert Assert
Rev.1.50 Aug. 30, 2006 Page 388 of 860
REJ09B0288-0150