English
Language : 

SH7670 Datasheet, PDF (731/1292 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
Bit
Bit Name
15
BSTS
14
SUREQ
Section 17 USB 2.0 Host/Function Module (USB)
Initial
Value
0
0
R/W
R
R/W*2
Description
Buffer Status
Indicates whether DCP FIFO buffer access is
enabled or disabled.
0: Buffer access is disabled.
1: Buffer access is enabled.
The meaning of the BSTS bit depends on the ISEL
bit setting as follows.
• When ISEL = 0, BSTS indicates whether the
received data can be read from the buffer.
• When ISEL = 1, BSTS indicates whether the
data to be transmitted can be written to the
buffer.
SETUP Token Transmission
Transmits the setup packet by setting this bit to 1
when the host controller function is selected.
0: Invalid
1: Transmits the setup packet.
After completing the setup transaction process, this
module generates either the SACK or SIGN
interrupt and clears this bit to 0.
This module also clears this bit to 0 when software
sets the SUREQCLR bit to 1.
Before setting this bit to 1, set the DEVSEL bits,
USBREQ register, USBVAL register, USBINDX
register, and USBLENG register appropriately to
transmit the desired USB request in the setup
transaction.
Before setting this bit to 1, check that the PID bits
for the DCP are set to NAK. After setting this bit to
1, do not modify the DEVSEL bits, USBREQ
register, USBVAL register, USBINDX register, or
USBLENG register until the setup transaction is
completed (SUREQ = 1).
Write 1 to this bit only when transmitting the setup
token; for the other purposes, write 0.
When the function controller function is selected, be
sure to write 0 to this bit.
Rev. 1.00 Nov. 14, 2007 Page 705 of 1262
REJ09B0437-0100