English
Language : 

SH7670 Datasheet, PDF (590/1292 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
Section 15 Stream Interface (STIF)
15.3.10 STIFPWM Register (STPWMR)
STPWMR is a 32-bit register that directly sets PWM control variable. STPWMR is initialized to
H'00000000 by a power-on reset.
Initial
Bit
Bit Name Value R/W Description
31 to 16 PWMB15 to All 0 R/W These bits set a PWM control value equivalent to the
PWMB0
comparison (internal STC - internal PCR) result.
To reflect the PWMB value in the PWMOUT output pin as
a PWM control variable, set the PWMBWP bit in
STPWMCR to 1. Set a PWMB value of two's complement
(bit n = sign bit) out of the acceptable comparison bit
count n specified by the PWMCYC bits. The acceptable
setting range is -(2^n - 1) to +(2^n - 1) where n =
acceptable comparison bit count specified by the
PWMCYC bits. Do not set the value -(2^n). If -(2^n) is set
and is attempted to reflect in the PWM control by setting
PWMBWP to 1, it is treated as an invalid PWM control
variable setting and the UNZF bit is set to 1. The setting is
not reflected in the PWM control output. Note that
reflection in the PWM control output is not performed until
PWMB is set to a value other than -(2^n).
15 to 0 PWM15 to All 0 R/W These bits set a PWM control value equivalent to the
PWM0
comparison (internal STC - internal PCR) result.
To reflect the PWM value in the PWMOUT output pin as a
PWM control variable, set the PWMWP bit in STPWMCR
to 1 with PWMSEL = 1. Set a PWM value of two's
complement (bit n = sign bit) out of the acceptable
comparison bit count n specified by the PWMCYC bits.
The acceptable setting range is -(2^n - 1) to +(2^n - 1)
where n = acceptable comparison bit count specified by
the PWMCYC bits. Set a value so that the selector 2
output is not the value -(2^n). When the selector 2 output
is -(2^n) and the PWM value is reflected in the PWM
control by setting PWMWP to 1, the PWM value is treated
as an invalid PWM control variable setting and the UNZF
bit is set to 1, The setting is not reflected in the PWM
control output.
Rev. 1.00 Nov. 14, 2007 Page 564 of 1262
REJ09B0437-0100