SH7670 Datasheet, PDF (266/1292 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series

Section 7 Bus State Controller (BSC)
Table 7.13 Relationship between BSZ[1:0], A3ROW[1:0], A3COL[1:0], and Address
Multiplex Output (3)
Setting
BSZ[1:0]
A3ROW[1:0] A3COL[1:0]
11 (32 bits) 10 (13 bits)
01 (9 bits)
Output Pin of Row Address Column Address
This LSI
Output
Output
SDRAM Pin
Function
A17
A26
A17
A16
A25*²
A25*²
A15
A24*²
A24*²
A14 (BA1)
A13 (BA0)
Unused
Specifies bank
A14
A23
A14
A12
Address
A13
A22
A12
A21
A13
L/H*¹
A11
A10/AP
Specifies
address/precharge
A11
A20
A11
A9
Address
A10
A19
A10
A8
A9
A18
A9
A7
A8
A17
A8
A6
A7
A16
A7
A5
A6
A15
A6
A4
A5
A14
A5
A3
A4
A13
A4
A2
A3
A12
A3
A1
A2
A11
A2
A0
A1
A10
A1
Unused
A0
A9
A0
Example of connected memory
512-Mbit product (4 Mwords × 32 bits × 4 banks, column 9 bits product): 1
256-Mbit product (4 Mwords × 16 bits × 4 banks, column 9 bits product): 2
Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according to the
access mode.
2. Bank address specification
Rev. 1.00 Nov. 14, 2007 Page 240 of 1262
REJ09B0437-0100