 English |
|
|
|
|
|
|
|
| SH7616 Datasheet, PDF (873/935 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series | |||
| |||
| ◁ |
CKIO
Address
upper bits
Address
lower bits
BS
CSn
RD/WR
Trr
Trc1
Trc2
Tre
tAD
tAD
tCSD1
tRWD
RD
WEn â
DQMxx
D31âD0
DACKn
Section 22 Electrical Characteristics
Trc1
Tre
tCSD1
WAIT
RAS
CAS â
OE
CKE
tRASD1
tCASD1
tRASD1
tCASD1
tCKED
tCKED
tRASD1
Note: A self-refresh cycle is always preceded by a precharge cycle. The number of cycles
between the two is determined by the number of cycles specified by TRP.
Figure 22.32 Synchronous DRAM Self-Refresh Cycle (TRAS = 3)
Rev. 2.00 Mar 09, 2006 page 847 of 906
REJ09B0292-0200
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese