SH7616 Datasheet, PDF (104/935 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series

Section 2 CPU
Instruction
MOV.L Rm,@(R0,Rn)
MOV.B @(R0,Rm),Rn
Instruction Code
0000nnnnmmmm0110
0000nnnnmmmm1100
MOV.W @(R0,Rm),Rn
0000nnnnmmmm1101
MOV.L @(R0,Rm),Rn
0000nnnnmmmm1110
MOV.B R0,@(disp,GBR) 11000000dddddddd
MOV.W R0,@(disp,GBR) 11000001dddddddd
MOV.L R0,@(disp,GBR) 11000010dddddddd
MOV.B @(disp,GBR),R0 11000100dddddddd
MOV.W @(disp,GBR),R0 11000101dddddddd
MOV.L @(disp,GBR),R0 11000110dddddddd
MOVA @(disp,PC),R0 11000111dddddddd
MOVT Rn
0000nnnn00101001
SWAP.B Rm,Rn
0110nnnnmmmm1000
SWAP.W Rm,Rn
0110nnnnmmmm1001
XTRCT Rm,Rn
0010nnnnmmmm1101
Operation
Rm → (R0 + Rn)
(R0 + Rm) → Sign
extension → Rn
(R0 + Rm) → Sign
extension → Rn
(R0 + Rm) → Rn
R0 → (disp + GBR)
R0 → (disp × 2 + GBR)
R0 → (disp × 4 + GBR)
(disp + GBR) → Sign
extension → R0
(disp × 2 + GBR) → Sign
extension → R0
(disp × 4 + GBR) → R0
disp × 4 + PC → R0
T → Rn
Rm → Swap the bottom
two bytes → Rn
Rm → Swap upper and
lower words → Rn
Rm: Middle 32 bits of
Rn → Rn
Cycles
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
T Bit
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Rev. 2.00 Mar 09, 2006 page 78 of 906
REJ09B0292-0200