HD6417751 Datasheet, PDF (928/1105 Pages) Renesas Technology Corp – SuperH RISC engine

H'FE200000
H'FE23FFFF
H'FE240000
H'FE27FFFF
PCI register space
PIC I/O space
256 kbytes
256 kbytes
31
18 17
0
PCI I/O space
address
H'FE24–H'FE27
31
18 17
0
31
PIOIOBR
18 17
0
PCI address
LOCK identifier
Figure 22.3 PIO I/O Space Access
PIO Transfer Error: An error on the PCI bus that occurs in a transfer during a PIO write
operation is not detected. When an error is generated during a PIO read operation, the PIO transfer
is forcibly terminated to prevent effects on the DMA transfer and target transfer. However,
accuracy of the read data is not guaranteed.
22.3.8 Target Transfers
The following commands are available for transferring data in target transfers.
• Memory read and memory write
• I/O read and I/O write (access to PCIC local registers)
• Configuration read, configuration write
• Locked transfer is supported.
• High-speed back-to-back, is not supported.
When the PCIC is operating in non-host mode, no response is made on reception of special cycle
commands.
Memory Read/Memory Write Commands: In the case of memory read and memory write
commands, both single transfers and burst transfers are supported on the PCI bus. Data on the PCI
bus is always longword data, but %(>@ can be used to control the valid byte lane. In the case of
memory read, longword data is always read from the local bus and output to the PCI bus. In the
case of memory write, the internal control allows only the writing of valid byte lane data to the
Rev. 3.0, 04/02, page 888 of 1064