English
Language : 

HD6417751 Datasheet, PDF (1030/1105 Pages) Renesas Technology Corp – SuperH RISC engine
CKIO
Bank
TRp1 TRp2 TRp3 TRp4 TMw TMw2 TMw3 TMw4 TMw5
tAD
tAD
tAD
Precharge-sel
Address
tRWD
RD/
tRASD
tCSD tCSD
tRWD
tRASD
tCSD
tRWD
tRASD
DQMn
D31–D0
(write)
tCASD2
tDQMD
tWDD
tCASD2
tCASD2
tCASD2
tDQMD
tWDD
tBSD
CKE
DACKn
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 23.34(b) Synchronous DRAM Bus Cycle: Mode Register Setting (SET)
Rev. 3.0, 04/02, page 990 of 1064