|
HD6417751 Datasheet, PDF (597/1105 Pages) Renesas Technology Corp – SuperH RISC engine | |||
|
◁ |
These registers are initialized to H'00000000 by a power-on or manual reset. Their values are
retained in standby, sleep, and deep-sleep modes.
Bits 31 to 29âSource Address Space Attribute Specification (SSA2âSSA0): These bits specify
the space attribute for PCMCIA access. These bits are only valid in the case of page mapping to
PCMCIA connected to areas 5 and 6. For details of the settings, see the description of the SSA2-
SSA0 bits in section 14.2.4, DMA Channel Control Registers 0â3 (CHCR0âCHCR3).
Bit 28âSource Address Wait Control Select (STC): Specifies CS5 or CS6 space wait control
for PCMCIA access. This bit selects the wait control register in the BSC that performs area 5 and
6 wait cycle control. For details of the settings, see the description of the STC bit in section 14.2.4,
DMA Channel Control Registers 0â3 (CHCR0âCHCR3).
Bits 27 to 25âDestination Address Space Attribute Specification (DSA2âDSA0): These bits
specify the space attribute for PCMCIA access. These bits are only valid in the case of page
mapping to PCMCIA connected to areas 5 and 6. For details of the settings, see the description of
the DSA2âDSA0 bits in section 14.2.4, DMA Channel Control Registers 0â3 (CHCR0âCHCR3).
Bit 24âDestination Address Wait Control Select (DTC): Specifies CS5 or CS6 space wait
cycle control for PCMCIA access. This bit selects the wait control register in the BSC that
performs area 5 and 6 wait cycle control. For details of the settings, see the description of the DTC
bit in section 14.2.4, DMA Channel Control Registers 0â3 (CHCR0âCHCR3).
Bits 23 to 20âReserved: These bits are always read as 0, and should only be written with 0.
Bit 19â#" Select (DS): Specifies either low level detection or falling edge detection as the
sampling method for the '5(4 pin used in external request mode.
In normal DMA mode, this bit is valid only in CHCR0 and CHCR1. In DDT mode, it is valid in
CHCR0âCHCR7. For details of the settings, see the description of the DS bit in section 14.2.4,
DMA Channel Control Registers 0â3 (CHCR0âCHCR3).
Bit 18âRequest Check Level (RL): Selects whether the DRAK signal (that notifies an external
device of the acceptance of '5(4) is an active-high or active-low output.
This bit is valid only in CHCR0 and CHCR1 in normal mode, and is invalid in DDT mode. For
details of the settings, see the description of the RL bit in section 14.2.4, DMA Channel Control
Registers 0â3 (CHCR0âCHCR3).
Bit 17âAcknowledge Mode (AM): In dual address mode, selects whether DACK is output in the
data read cycle or write cycle. In single address mode, DACK is always output regardless of the
setting of this bit.
Rev. 3.0, 04/02, page 557 of 1064
|
▷ |