HD6417751 Datasheet, PDF (1053/1105 Pages) Renesas Technology Corp – SuperH RISC engine

Figure 23.57 Memory Byte Control SRAM Bus Cycles
(1) Basic Read Cycle (No Wait)
(2) Basic Read Cycle (One Internal Wait)
(3) Basic Read Cycle (One Internal Wait + One External Wait)
Rev. 3.0, 04/02, page 1013 of 1064