HD6417751 Datasheet, PDF (36/1105 Pages) Renesas Technology Corp – SuperH RISC engine

Table 11.3
Table 12.1
Table 12.2
Table 12.3
Table 13.1
Table 13.2
Table 13.3
Table 13.4
Table 13.5
Table 13.6
Table 13.7
Table 13.8
Table 13.9
Table 13.10
Table 13.11
Table 13.12
Table 13.13
Table 13.14
Table 13.15
Table 13.16
Table 13.17
Table 14.1
Table 14.2
Table 14.3
Table 14.4
Table 14.5
Table 14.6
Table 14.7
Table 14.8
Table 14.9
Table 14.10
Table 14.11
Table 14.12
Table 14.13
Table 14.14
Table 14.15
Table 14.16
Table 14.17
Table 14.18
Table 14.19
Table 15.1
Crystal Oscillator Circuit Constants (Recommended Values)........................... 285
TMU Pins ...................................................................................................... 288
TMU Registers............................................................................................... 289
TMU Interrupt Sources................................................................................... 303
BSC Pins........................................................................................................ 308
BSC Registers ................................................................................................ 310
External Memory Space Map.......................................................................... 312
PCMCIA Interface Features............................................................................ 314
PCMCIA Support Interfaces ........................................................................... 315
Idle Insertion between Accesses...................................................................... 333
When MPX Interface is Set (Areas 0 to 6)....................................................... 341
32-Bit External Device/Big-Endian Access and Data Alignment ..................... 360
16-Bit External Device/Big-Endian Access and Data Alignment ..................... 361
8-Bit External Device/Big-Endian Access and Data Alignment ....................... 362
32-Bit External Device/Little-Endian Access and Data Alignment................... 363
16-Bit External Device/Little-Endian Access and Data Alignment................... 364
8-Bit External Device/Little-Endian Access and Data Alignment..................... 365
Relationship between AMXEXT and AMX2–0 Bits and Address Multiplexing 379
Example of Correspondence between SH7751 Series and Synchronous DRAM
Address Pins (32-Bit Bus Width, AMX2–AMX0 = 000, AMXEXT = 0) ......... 395
Cycles in Which Pipelined Access Can Be Used ............................................. 409
Relationship between Address and CE When Using PCMCIA Interface .......... 424
DMAC Pins.................................................................................................... 467
DMAC Pins in DDT Mode ............................................................................. 468
DMAC Registers ............................................................................................ 468
Selecting External Request Mode with RS Bits ............................................... 487
Selecting On-Chip Peripheral Module Request Mode with RS Bits.................. 489
Supported DMA Transfers.............................................................................. 493
Relationship between DMA Transfer Type, Request Mode, and Bus Mode...... 499
External Request Transfer Sources and Destinations in Normal Mode ............. 500
External Request Transfer Sources and Destinations in DDT Mode ................. 501
Conditions for Transfer between External Memory and an External Device
with DACK, and Corresponding Register Settings .......................................... 519
Usable SZ, ID, and MD Combination in DDT Mode ....................................... 524
DMAC Pins.................................................................................................... 551
DMAC Pins in DDT Mode ............................................................................. 552
Register Configuration.................................................................................... 553
Channel Selection by DTR Format (DMAOR.DBL = 1).................................. 560
Notification of Transfer Channel in Eight-Channel DDT Mode ....................... 563
Function of %$9/.......................................................................................... 563
DTR Format for Clearing Request Queues ...................................................... 564
DMAC Interrupt-Request Codes..................................................................... 565
SCI Pins ......................................................................................................... 572
Rev. 3.0, 04/02, page xxxiv of xxxviii