|
SH7040 Datasheet, PDF (648/923 Pages) Renesas Technology Corp – Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2) | |||
|
◁ |
The settings for this register are effective only for the 144-pin version. There are no corresponding
pins for this register in the 112-pin and 120-pin versions. However, read/writes are possible.
Bit: 15
14
13
12
11
10
9
8
â
PA23 â
PA22 â
PA21
â
PA20
MD
MD
MD
MD
Initial value: 0
0
0
0
0
0
0
0
R/W: R
R/W
R
R/W
R
R/W
R
R/W
Bit: 7
6
5
4
3
2
1
0
PA19 PA19 PA18 PA18 â
PA17
â
PA16
MD1 MD0 MD1 MD0
MD
MD
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W
R
R/W
R
R/W
⢠Bit 15âReserved: This bit always reads as 0. The write value should always be 0.
⢠Bit 14âPA23 Mode (PA23MD): Selects the function of the PA23/WRHH pin.
Bit 14: PA23MD Description
0
General input/output (PA23) (initial value) (WRHH in on-chip ROM invalid mode)
1
Most significant byte write output (WRHH) (PA23 in single chip mode)
⢠Bit 13âReserved: This bit always reads as 0. The write value should always be 0.
⢠Bit 12âPA22 Mode (PA22MD): Selects the function of the PA22/WRHL pin.
Bit 12: PA22MD Description
0
General input/output (PA22) (initial value) (WRHL in on-chip ROM invalid mode)
1
Write output (WRHL) (PA22 in single chip mode)
⢠Bit 11âReserved: This bit always reads as 0. The write value should always be 0.
⢠Bit 10âPA21 Mode (PA21MD): Selects the function of the PA21/CASHH pin.
Bit 10: PA21MD Description
0
General input/output (PA21) (initial value)
1
Column address output (CASHH) (PA21 in single chip mode)
⢠Bit 9âReserved: Always reads as 0. The write values should always be 0.
610
|
▷ |