SH7040 Datasheet, PDF (466/923 Pages) Renesas Technology Corp – Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

(15) Operation when Error Occurs during PWM Mode 2 Operation, and Operation is
Restarted in PWM Mode 2: Figure 12.110 shows an explanatory diagram of the case where an
error occurs in PWM mode 2 and operation is restarted in PWM mode 2 after re-setting.
MTU output
TIOC*A
1
2
3
RESET TMDR TIOR
(PWM2) (1 init
0 out)
4
PFC
(MTU)
5
TSTR
(1)
6
Match
7
8
9
10 11
Error PFC TSTR TMDR TIOR
occurs (PORT) (0) (PWM2) (1 init
0 out)
12
PFC
(MTU)
13
TSTR
(1)
• Not initialized (cycle register)
• Not initialized (cycle register)
TIOC*B
Port output
PEn
High-Z
PEn
High-Z
n=0 to 15
Figure 12.110 Error Occurrence in PWM Mode 2, Recovery in PWM Mode 2
1 to 9 are the same as in figure 12.108.
10. Not necessary when restarting in PWM mode 2.
11. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)
12. Set MTU output with the PFC.
13. Operation is restarted by TSTR.
428